CS Colloquium Series @ UCY

Department of Computer Science - University of Cyprus

The Department of Computer Science at the University of Cyprus holds research colloquiums and social hours approximately once weekly. All university students, faculty, and staff are invited to attend. Notifications about new and upcoming events are automatically disseminated to a variety of institutional lists.
If you don't receive these notifications, but want to get informed about upcoming colloquium announcements, you can do the following:
mail List rss RSS Directions Directions

Colloquium Coordinator: Demetris Zeinalipour

Colloquium: WCET Analysis of Tasks Executed on Multicore Architectures with Shared Caches, Dr. Damien Hardy (IRISA & University of Rennes, France), Monday, February 28, 2011, 11:00-12:00 EET.


The Department of Computer Science at the University of Cyprus cordially invites you to the Colloquium entitled:

WCET Analysis of Tasks Executed on Multicore Architectures with Shared Caches

 

Speaker: Dr. Damien Hardy
Affiliation: IRISA & University of Rennes, France
Category: Colloquium
Location: Room 148, Faculty of Pure and Applied Sciences (FST-01), 1 University Avenue, 2109 Nicosia, Cyprus (directions)
Date: Monday, February 28, 2011
Time: 11:00-12:00 EET
Host: Yanos Sazeides (yanos AT cs.ucy.ac.cy)
URL: https://www.cs.ucy.ac.cy/colloquium/index.php#cs.ucy.2011.hardy

Abstract:
Hard real-time systems are subject to timing constraints and failure to respect them can cause economic, ecological or human disasters. The validation process, which guarantees the safety of such software, is based on the knowledge of the worst-case execution time (WCET) of each task. Determining the WCET is a difficult problem for modern architectures because of complex hardware mechanisms, such as bus and shared caches, which cause significant execution time variability. In this talk, we present a static analysis of the worst-case timing behavior of tasks running on multicore processors with a cache hierarchy in which some cache levels are shared among cores. We will first introduce existing static analyses of cache hierarchies for single-core processors. Then, we will see how to integrate the notion of inter-task conflicts occuring in shared cache levels present in multicore processors and, how to tighten WCET estimations by reducing this kind of conflicts by using a compiler directed bypass scheme. Experimental results show that our approach allows to drastically reduce the WCET of tasks compared to methods which consider all inter-task conflicts and do not attempt to reduce their amount.

Short Bio:
Damien Hardy is a temporary teaching and research associate at the University of Rennes, France. He received his PhD degree in computer science from the University of Rennes in 2010. His research interests include real-time systems, compilers, and computer architecture. His current research focuses on timing analysis of real-time software, more precisely on static worst-case execution time prediction for modern hardware used in embedded systems with particular emphasis on the memory hierarchy.

  Web: https://www.cs.ucy.ac.cy/colloquium/
  Mailing List: https://listserv.cs.ucy.ac.cy/mailman/listinfo/cs-colloquium
  RSS: https://www.cs.ucy.ac.cy/colloquium/rss.xml
  Calendar: https://www.cs.ucy.ac.cy/colloquium/schedule/cs.ucy.2011.Hardy.ics

Sponsor: The CS Colloquium Series is supported by a generous donation from Microsoft



View all Colloquia

Note: The above page was generated automatically from file https://www.cs.ucy.ac.cy/colloquium/rss.xml
Copyright © University of Cyprus - Credits: Demetris Zeinalipour - Created by IT support team.