


Engineering

Architecting Chiplet-Based Systems 3D memory



Natalie Enright Jerger
Percy Edward Hart Professor of Electrical and Computer Engineering

enright@ece.utoronto.ca

www.eecg.toronto.edu/~enright

Executive Summary

Why build chiplet-based systems?

How to build chiplet-based systems?

Where do we go from here?

Executive Summary

Why build chiplet-based systems?

End of technology scaling

Rise of heterogeneity

Demands of big data

How to build chiplet-based systems?

Where do we go from here?

Executive Summary


Why build chiplet-based systems?

How to build chiplet-based systems?


Reintegrate with hybrid topologies

Deadlock-free routing for independent, modular design


Where do we go from here?




Source: G.E. Moore, Electronics 1965



Moore's Law: Enabling exponential growth in functionality per unit area of silicon



Source: G.E. Moore, Electronics 1965



GlobalFoundries Stops All 7nm Development: Opts To Focus on Specialized Processes



by Anton Shilov & Ian Cutress on August 27, 2018 4:01 PM EST

Posted in Semiconductors CPUs AMD GlobalFoundries 7nm 7LP

7LP CANNED DUE TO STRATEGY SHIF

Development costs 'prohibitively' high' for 7nm chips for everybody but

Apple and ISIVIC

Tuesday, September 04, 2018, 05:51 am PT (08:51 am ET)

In the short term at least, Apple's 2018 iPhones are liable to be the only smartphones with 7nanometer processors, a report suggested on Tuesday.





N. Enright Jerger (University of Toronto)

GlobalFoundries Stops All 7nm Development: Opts To Focus on Specialized Processes



by Anton Shilov & lan Cutress on August 27, 2018 4:01 PM EST

Posted in Semiconductors CPUs AMD GlobalFoundries 7nm 7LI

7LP CANNED DUE TO STRATEGY SHIFT

Development costs 'prohibitively high' for 7nm chips for everybody but


Limited ability moving forward to integrate more transistors on a chip Need: Novel approaches to increase integration <u>affordably</u>

N. Enright Jerger (University of Toronto)

Challenges: The Rise of Heterogeneity

End of Dennard scaling


Need power efficient alternatives to general purpose computing



Source: David Brooks


Not just Machine Learning SoC integration challenges for datacentres, cellphones

Challenges: Rise of Heterogeneity




Heterogeneous manufacturing processes for different IP

Challenges: Big Data



Source: International Data Corporation, 2016

Challenges: Big Data



Source: International Data Corporation, 2016

Workloads increasingly memory and communication bound Need to integrate lots of memory!

What do we need?

A means to continue integrating more functionality

A means to deal with IP and manufacturing heterogeneity

A means to enable greater memory integration and efficient communication

All while combating skyrocketing manufacturing costs

What do we need?


A means to continue integrating more functionality

A means to deal with IP and manufacturing hetero But first...

A mean and efficient communication

All while combating skyrocketing manufacturing costs

Walk down memory lane (1971)




Intel introduces 4004

1st commercial microprocessor

2300 transistors

13mm²

Walk down memory lane (1971)



- Everything on one chip
- No more slow chip crossings
- Cheaper manufacturing!

A sea change for the computer industry

Disintegrate chips into chiplets (2018)



Large *Cost-Effective* SoCs through Disintegration




Why disintegrate?

Want more functionality, but...


Big chips are expensive

Break (disintegrate) into several smaller pieces

Cheaper to manufacture




Disintegration → Cheaper SoCs



Disintegrated SoCs have potential for reducing costs of large chips while maintaining functionality


Cost Argument: High-Level Idea




Cheaper Chips + Larger Profit Margins

Sort chips before assembly to improve speed binning

Within die variations hurt performance of large monolithic chips




Fragmented Architecture



Disintegrated SoCs have potential for reducing costs of large chips

But performance degrades with disintegration granularity



How to integrate chiplets?



What are we looking for when reintegrating?

Enable small/simple chiplets


High bandwidth/low latency connections between chiplets


Ease of manufacturing


Multi-chip modules (MCM)

Avoids pin limitations of multi-package solutions

Bandwidth/Latency constraints of C4 bumps and substrate








Multi-chip modules (MCM) Embedded Multi-Chip Interconnect Bridge (EMIB)


- Small/simple chiplets
- Small bridge die
- Avoids large die (interposer)
- Avoids manufacturing challenges/ costs
- Only offers point-to-point connections
- Misses opportunity to offload some functionality to interposer




Multi-chip modules (MCM)
Embedded Multi-Chip Interconnect Bridge (EMIB)
Silicon Interposer (2.5D)




Technology maturation (high volume passive interposer production — 3 years)





Multi-chip modules (MCM) Embedded Multi-Chip Interconnect Bridge (EMIB) Active Silicon Interposer (2.5D)

- Simple, small chiplets
- Move SoC functionality into interposer
- Implement in older technology node



Interposers: An enabling integration technology

Facilitates modular SoC design

But what about...

Cost — Aren't interposers expensive?


Communication — How do we reintegrate?


How to maximize modularity while reintegrating?

How do we architect chiplet-based systems?

Topologies to connect chiplets Modular, deadlock-free routing

Network-on-Chip on Interposer to Reintegrate






Q1: ... current interposers are passive!


An active interposer is a huge chip, which should have horrible yield, no?!?

Q1: <u>How</u> do you build a NoC on the interposer?


Q2: What type of NoC should you build?



Minimally Active Interposers




Minimally Active Interposers



Chip yield impacted by defects in *critical areas* (e.g., contaminant in white space is fine)

Minimally Active Interposers for Large SoCs




Minimally Active Interposers for Large SoCs

Active interposer is not free...


... But appears practical if used judiciously


So how should we design our NoC on interposer?

NoC Goals: Diameter vs Bisection Bandwidth



The ButterDonut






Balanced, Fewer hops, +20% links


Smaller diameter Lower Avg. Hop Count Higher Bisection BW +10% links vs. DButterfly

Interposer router misalignment




Bisection links are the primary bottleneck


Interposer router misalignment




Bisection links are the primary bottleneck



Interposer router misalignment




Bisection links are the primary bottleneck



Misaligned Topologies

Folded Torus(X+Y)



Misaligned ButterDonut(X)

Small # routers



Small # links*



Short diameter



Low average hop count




Large bisection bandwidth

Hybrid topology + misalignment gets you best of everything (almost)

Main takeaway: Disintegration is promising

Can design an interposer NoC topology to overcome disintegration-induced fragmentation of SoC



Disintegration is promising... but how to route?


Now we have a NoC that spans both chiplets and interposer

Each chiplet may be designed independently

Goals:

Free to choose NoC topology on chiplet

Free to choose local routing algorithm within chiplet (deadlock free)



Chiplets

Problem: Even though NoCs for chiplets and interposer are individually deadlock free, how do you ensure the final composed system is still correct?

Deadlock primer


Deadlock

Can occur when packets are allowed to hold some resources while requesting others

Deadlock avoidance


Avoid dependency cycles from forming

Example: Turn restriction



Deadlock in Chiplet-based Systems

Deadlocks can occur even if individual chiplets are deadlock-free



Chiplet Composability Challenges

Analysis scalability

Analyze entire composition of NoCs and all possible paths

Global channel dependency graph (CDG)


Local optimized chiplets

Allow local optimization independent of final SoC organization

Lack info on other chiplets in system

3rd party may not want to share Other chiplets may not have been designed/finalized yet

Global CDG might NOT be available




Chiplet Composability Challenges

Analysis scalability

Analyze entire composition of NoCs and all possible paths

Global channel dependency graph (CDG)



Local optimized chiplets

Allo final

Chiplet composability is a HARD problem

Lack into on other chiplets in

system


Need a composable approach without global CDG

designeamnanzea yet

Global CDG might NOT be available


Step 1: Abstract node

Abstract rest of the system with a single node (key insight)
Connect the chiplet to the abstract node



Step 1: Abstract node

Abstract rest of the system with a single node (key insight)
Connect the chiplet to the abstract node




Step 2: Turn restrictions

Apply turn restrictions only at boundary nodes

Inbound turn restrictions

Outbound turn restrictions

Program chiplet routing tables for outbound messages




Step 2: Turn restrictions

Apply turn restrictions only at boundary nodes

Inbound turn restrictions

Outbound turn restrictions

Program chiplet routing tables for outbound messages




Messages must be routed through the correct boundary nodes

Step 3: Reachability

Propagate inbound reachabilities to the interposer (system integrator)

Program interposer routing tables at integration

Interposer NoC must be deadlock-free by itself




Step 3: Reachability

Propagate inbound reachabilities to the interposer (system integrator)

Program interposer routing tables at integration

Interposer NoC must be deadlock-free by itself



How to determine boundary router locations and turn restrictions?





Boundary router placement


Physical constraints

Load balancing

Route distance







Turn restriction

Distance to/from boundary node

Load balance

Objective function

Distance


Reachability


Boundary router placement


Physical constraint

Load balancing

Route distance







Turn restriction

Distance to/from boundary node


Loa
Obje
Dist
Rea

Our objective: minimize

average distance

average reachability

Composable Routing Take-aways



Does not require a CDG
Outperforms most prior work
Room for improvement: load imbalance and head-of-line blocking

What are the open challenges and opportunities?

Challenges: Active Interposer

Passive interposers currently in fashion

Can manufacture minimally active interposer with reasonable cost

Opportunities to build 3D NoCs, but...

NoC might span multiple process technologies



Opportunity: Active Interposer

Estimate only 1% of interposer area needed for interconnect logic

10% active area is affordable

What could we put there?

System monitoring, security features, auxiliary compute devices





Challenges: Process

Die-to-die variations in reintegrated SoC

Additional timing or voltage margins

Less efficient, lower performance

Distributing clock network to all die

Smaller, independent clock domains?


More sophisticated DVFS management

Clock crossings



Opportunity: Chiplet organization

Alternative chiplet placements?



Change NoC traffic patterns — new bottlenecks, new opportunities

Interaction between in-package memory stacks and external memories?

Opportunity: Heterogeneous SoCs

End of scaling

Rise of accelerators to provide performance, power efficiency, security

Mix and match

Not all systems need every flavour of accelerator

Additional challenges

Interfaces

QoS

Coherence



Conclusions

Disintegrate chips

Build cost-effective LARGE SoCs



Minimal active area to reduce cost

Novel NoC topologies to improve performance

Ensure composability

Deadlock-free routing that allows chiplets to be optimized independent

Open questions and opportunities for research!



Acknowledgements

Graduate Students

Ajay Kannan, Zimo Li

Collaborators at AMD

Gabriel Loh, Jieming Yin, Onur Karyiran, Matthew Poremba, Zhifeng Lin, Muhammad Shoaib Bin Altaf, Yasuko Eckert

Funding

UofT, Natural Science and Engineering Research Council

