## PUMPS Summer School

# Programming and tUning Massively Parallel Systems 

## Lecture 2 Introduction to CUDA

## Overview

- CUDA programming model - basic concepts and data types
- CUDA application programming interface simple examples to illustrate basic concepts and functionalities
- Performance features will be covered later


## Many Language/API Choices

C/C++
OpenCL
DirectX Compute
Fortran
Java
Python
.Net

## Application



## CUDA Architecture

 (GPU HW, Driver, ISA...)
## CUDA C - with no shader limitations

- Integrated host+device app C program
- Serial or modestly parallel parts in host C code
- Highly parallel parts in device SPMD kernel C code

Serial Code (host)

Parallel Kernel (device)
KernelA<<<< nBIk, nTid >>>(args);


Serial Code (host)

Parallel Kernel (device)
KernelB<<<< nBlk, nTid >>>(args);
© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,
Spain, July 5-9, 2010

## CUDA Devices and Threads

- A compute device
- Is a coprocessor to the CPU or host
- Has its own DRAM (device memory)
- Runs many threads in parallel
- Is typically a GPU but can also be another type of parallel processing device
- Data-parallel portions of an application are expressed as device kernels which run on many threads
- Differences between GPU and CPU threads
- GPU threads are extremely lightweight
- Very little creation overhead
- GPU needs 1000s of threads for full efficiency
- Multi-core CPU needs only a few


## A GPU - Graphics Mode

- The future of GPUs is programmable processing
- So - build the architecture around the processor


Spain, July 5-9, 2010

## CUDA mode - A Device Example

- Processors execute computing threads
- New operating mode/HW interface for computing


Global Memory
Spain, July 5-9, 2010

## CUDA C - extensions

- Declspecs
- global, device, shared, constant
- Keywords
- threadIdx, blockidx

> __device__ float filter[N];
__global__ void convolve (float *image) \{

```
__shared__ float region[M];
```

- Intrinsics
- __syncthreads
- Runtime API
- Memory, symbol, execution management

```
region[threadIdx] = image[i];
```

__syncthreads()

```
image[j] = result;
```

\}
// Allocate GPU memory
void *myimage = cudaMalloc(bytes)

- Function launch

> // 100 blocks, 10 threads per block convolve<<<100, 10>>> (myimage);
© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal, Spain, July 5-9, 2010

## Arrays of Parallel Threads

- A CUDA kernel is executed by an array of threads
- All threads run the same code (SPMD)
- Each thread has an index that it uses to compute memory addresses and make control decisions



## Thread Blocks: Scalable Cooperation

- Divide monolithic thread array into multiple blocks
- Threads within a block cooperate via shared memory, atomic operations and barrier synchronization
- Threads in different blocks cannot cooperate

© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,
Spain, July 5-9, 2010


## blockIdx and threadldx

- Each thread uses indices to decide what data to work on
- blockIdx: 1D or 2D
- threadIdx: 1D, 2D, or 3D
- Simplifies memory addressing when processing multidimensional data
- Image processing
- Solving PDEs on volumes
- ...

© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,
Spain, July 5-9, 2010


## Example: Vector Addition Kernel

```
// Compute vector sum C = A+B
// Each thread performs one pair-wise addition
global
vold vecAdd(float* A, float* B, float* C, int n)
{
int i = threadIdx x + blackDim.x * blockIdx.x;
    if(i<n)C[i] = A[i] + B[i];
}
    int main()
    {
```

    // Run ceil(N/256) blocks of 256 threads each
    vecAdd<<<ceil(N/256), 256>>>(d_A, d_B, d_C, N);
    © Dquid Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,
Spaiul, July 5-9, 2010

## Example: Vector Addition Kernel

```
// Compute vector sum C = A+B
// Each thread performs one pair-wise addition
__global__
void vecAdd(float* A, float* B, float* C, int n)
{
    int i = threadIdx.x + blockDim.x * blockIdx.x;
    if(i<n) C[i] = A[i] + B[i];
}
int main()
{
    // Run ceil(N/256) blocks of 256 threads each
    vecAdd<<<ceil(N/256), 256>>>(d_A, d_B, d_C, N);


\section*{CUDA Memory Model Overview}
- Global memory
- Main means of communicating R/W Data between hostand device
- Contents visible to all threads
- Long latency access
- We will focus on global memory for now

\section*{CUDA API Highlights: Easy and Lightweight}
- The API is an extension to the ANSI C programming language
\(\longrightarrow\) Low learning curve
- The hardware is designed to enable lightweight runtime and driver
\(\longrightarrow\) High performance

\section*{CUDA Device Memory Allocation}
- cudaMalloc()
- Allocates object in the device Global Memory
- Requires two parameters
- Address of a pointer to the allocated object
- Size of of allocated object
- cudaFree()

- Frees object from device Global Memory
- Pointer to freed object
© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,
Spain, July 5-9, 2010

\section*{CUDA Device Memory Allocation (cont.)}
- Code example:
- Allocate a 64 * 64 single precision float array
- Attach the allocated storage to Md
- "d" is often used to indicate a device data structure

TILE_WIDTH = 64;
Float* Md
int size = TILE_WIDTH * TILE_WIDTH * sizeof(float);
cudaMalloc((void**)\&Md, size); cudaFree(Md);
© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,
Spain, July 5-9, 2010

\section*{CUDA Host-Device Data Transfer}
- cudaMemcpy()
- memory data transfer
- Requires four parameters
- Pointer to destination
- Pointer to source
- Number of bytes copied
- Type of transfer
- Host to Host
- Host to Device
- Device to Host
- Device to Device

- Asynchronous transfer later

\section*{CUDA Host-Device Data Transfer (cont.)}
- Code example:
- Transfer a 64 * 64 single precision float array
\(-M\) is in host memory and \(M d\) is in device memory
- cudaMemcpyHostToDevice and cudaMemcpyDeviceToHost are symbolic constants
cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice);
cudaMemcpy(M, Md, size, cudaMemcpyDeviceToHost);

\section*{Example: Host code for vecAdd}
```

int main()
{
// allocate and initialize host (CPU) memory
float *h_A = ..., *h_B = ...;
float *d_A, *d_B, *d_C;
cudaMalloc( (void**) \&d_A, N * sizeof(float));
cudaMalloc( (void**) \&d_B, N * sizeof(float));
cudaMalloc( (void**) \&d_C, N * sizeof(float));

```
        cudaMemcpy (d_A, h_A, N * sizeof(float), cudaMemcpyHostToDevice) );
cudaMemcpy (d_B, h_B, \(N * \operatorname{sizeof(float),~cudaMemcpyHostToDevice)~);~}\)
// Execute the kernel on ceil(N/256) blocks of 256 threads each
vecAdd<<<ceil(N/256), 256>>>(d_A, d_B, d_C, n);
cudaMemcpy(h_c, d_c, N * sizeof(float), cudaMemcpyDeviceToHost) );
```

cudaFree(d_A);
cudaFree(d_B);
cudaFree(d_C);

```
© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,
Spain, July 5-9, 2010

\section*{CUDA Keywords}
© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,
Spain, July 5-9, 2010

\section*{CUDA Function Declarations}
\begin{tabular}{|c|c|c|}
\hline & \begin{tabular}{c} 
Executed \\
on the:
\end{tabular} & \begin{tabular}{c} 
Only callable \\
from the:
\end{tabular} \\
\hline __device__ float DeviceFunc() & device & device \\
\hline global__ void KernelFunc() & device & host \\
\hline _host__ float HostFunc() & host & host \\
\hline
\end{tabular}
- __global__ defines a kernel function
- Each "__" consists of two underscore characters
- A kernel function must return void
- __device__ and __host __ can be used together
© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,
Spain, July 5-9, 2010

\section*{CUDA Function Declarations (cont.)}
- __device__ functions cannot have their address taken
- For functions executed on the device:
- No recursion
- No static variable declarations inside the function
- No variable number of arguments

\section*{Calling a Kernel Function - Thread Creation}
- A kernel function must be called with an execution configuration:
```

__global__ void KernelFunc(...);
dim3 DimGrid(100, 50); // 5000 thread blocks
dim3 DimBlock(4, 8, 8); // 256 threads per block
size_t SharedMemBytes = 64;//64 bytes of shared memory
KernelFunc<<< DimGrid, DimBlock, SharedMemBytes
>>>(...);

```
- Any call to a kernel function is asynchronous from CUDA 1.0 on, explicit synch needed for blocking

\section*{A Simple Running Example Matrix Multiplication}
- A simple matrix multiplication example that illustrates the basic features of memory and thread management in CUDA programs
- Leave shared memory usage until later
- Register usage
- Thread index usage
- Memory data transfer API between host and device
- Assume square matrix for simplicity

\section*{Programming Model: Square} Matrix-Matrix Multiplication Example
- \(P=M * N\) of size WIDTH \(\times\) WIDTH
- Without tiling:
- One thread calculates one element of \(P\)
- M and N are loaded WIDTH times from global memorv


\section*{Memory Layout of a Matrix in C}
\begin{tabular}{|l|l|l|l|}
\hline\(M_{0,0}\) & \(M_{1,0}\) & \(M_{2,0}\) & \(M_{3,0}\) \\
\hline\(M_{0,1}\) & \(M_{1,1}\) & \(M_{2,1}\) & \(M_{3,1}\) \\
\hline\(M_{0,2}\) & \(M_{1,2}\) & \(M_{2,2}\) & \(M_{3,2}\) \\
\hline\(M_{0,3}\) & \(M_{1,3}\) & \(M_{2,3}\) & \(M_{3,3}\) \\
\hline
\end{tabular}


\section*{Step 1: Matrix Multiplication A Simple Host Version in C}
// Matrix multiplication on the (CPU) host in double precision
void MatrixMulOnHost(float* M , float* N , float \({ }^{*} \mathrm{P}\), int Width)
\{
for (int i=0; \(\mathrm{i}<\) Width; ++i )
for (int j \(=0 ; \mathrm{j}<\) Width; ++j ) \(\{\) double sum \(=0\); for (int k=0; k < Width; ++k) \{ double \(\mathrm{a}=\mathrm{M}[\mathrm{i}\) * width +k\(]\); double \(\mathrm{b}=\mathrm{N}[\mathrm{k}\) * width +j\(]\); sum += a * b; \} P[i* Width + j] = sum;
\}
\}
© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelon 4
Spain, July 5-9, 2010

\section*{Step 2: Input Matrix Data Transfer (Host-side Code)}
void MatrixMuIOnDevice(float* M, float* N, float* \(P\), int Width) \{
int size = Width * Width * sizeof(float);
float* Md, Nd, Pd;
1. // Allocate and Load M, N to device memory cudaMalloc(\&Md, size);
cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice);
cudaMalloc(\&Nd, size);
cudaMemcpy(Nd, N, size, cudaMemcpyHostToDevice);
// Allocate P on the device
cudaMalloc(\&Pd, size);
© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,
Spain, July 5-9, 2010

\section*{Step 3: Output Matrix Data Transfer (Host-side Code)}
2. // Kernel invocation code - to be shown later
3. // Read P from the device cudaMemcpy(P, Pd, size, cudaMemcpyDeviceToHost);
// Free device matrices
cudaFree(Md); cudaFree(Nd); cudaFree (Pd); \}

\section*{Step 4: Kernel Function}
// Matrix multiplication kernel - per thread code
__global_ \(\qquad\) void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width)
// Pvalue is used to store the element of the matrix // that is computed by the thread float Pvalue \(=0\);

\section*{Step 4: Kernel Function (cont.)}
for (int k=0; k < Width; ++k) \{
float Melement \(=\) Md[threadIdx. \(\mathrm{y}^{*}\) Width+k];
float Nelement \(=\operatorname{Nd}\left[\mathrm{k}^{*}\right.\) Width+threadIdx.x];
Pvalue += Melement * Nelement;
\}
Pd[threadldx.y*Width+threadldx.x] = Pvalue;


\section*{Step 5: Kernel Invocation (Host-side Code)}
// Setup the execution configuration dim3 dimGrid(1, 1); dim3 dimBlock(Width, Width);
// Launch the device computation threads!
MatrixMulKernel<<<dimGrid, dimBlock>>>(Md, Nd, Pd, Width);

\section*{Need to Extend to Multiple Block}
- One Block of threads compute matrix Pd
- Each thread computes one element of Pd
- Each thread
- Loads a row of matrix Md
- Loads a column of matrix Nd
- Perform one multiply and addition for each pair of Md and Nd elements
- Compute to off-chip memory access ratio close to 1:1 (not very high)
- Size of matrix limited by the number of threads allowed in a thread block
© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,

\section*{Step 7: Handling Arbitrary Sized Square Matrices}
- Have each 2D thread block to compute a (TILE_WIDTH) \({ }^{2}\) submatrix (tile) of the result matrix
- Each has (TILE_WIDTH) \({ }^{2}\) threads
- Generate a 2D Grid of (WIDTH/TILE_WIDTH) \({ }^{2}\) blocks

You still need to put a loop around the kernel call for cases where WIDTH/TILE_WIDTH is greater than max grid size (64K)!

\section*{A Small Example}
- Have each 2D thread block to compute a (TILE_WIDTH) \({ }^{2}\) sub-matrix (tile) of the result matrix
- Each has (TILE_WIDTH) \({ }^{2}\) threads
- Generate a 2D Grid of (WIDTH/TILE_WIDTH)² blocks

© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,
Spain, July 5-9, 2010

\section*{A Small Example: Multiplication}

© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,
Spain, July 5-9, 2010

\section*{Revised Matrix Multiplication Kernel using Multiple Blocks}
__global__ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width)
\{
// Calculate the row index of the Pd element and \(M\)
int Row = blockIdx.y*TILE_WIDTH + threadIdx.y;
// Calculate the column idenx of Pd and \(N\)
int Col = blockIdx.x*TILE_WIDTH + threadIdx.x;
float Pvalue = 0;
// each thread computes one element of the block sub-matrix
for (int k = 0; k < Width; ++k)
Pvalue += Md[Row*Width+k] * Nd[k*Width+Col];
Pd[Row*Width+Col] = Pvalue;
\(\}\)
(1) David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,

Spain, July 5-9, 2010

\section*{Revised Step 5: Kernel Invocation (Host-side Code)}
// Setup the execution configuration dim3 dimGrid(Width/TILE_WIDTH, Width/TILE_WIDTH); dim3 dimBlock(TILE_WIDTH, TILE_WIDTH);
// Launch the device computation threads!
MatrixMulKernel<<<dimGrid, dimBlock>>>(Md, Nd, Pd, Width);

\section*{Some Useful Information on Tools}
© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,
Spain, July 5-9, 2010

\section*{Compiling a CUDA Program}

- Parallel Thread eXecution (PTX)
- Virtual Machine and ISA
- Programming model
- Execution resources and state


\section*{l d. gl obal . v4. f 32}
nad. f 32


Target code
© David Kirk/NVIDIA and Wen-mei W. Hwu Barcelonal,
Spain, July 5-9, 2010

\section*{Compilation}
- Any source file containing CUDA language extensions must be compiled with NVCC
- NVCC is a compiler driver
- Works by invoking all the necessary tools and compilers like cudacc, g++, cl, ...
- NVCC outputs:
- C code (host CPU Code)
- Must then be compiled with the rest of the application using another tool
- PTX
- Object code directly
- Or, PTX source, interpreted at runtime

\section*{Linking}
- Any executable with CUDA code requires two dynamic libraries:
- The CUDA runtime library (cudart)
- The CUDA core library (cuda)```

